## PATENT APPLICATION

Sheet 1 of 1

F	ORM	PTO-1449	-		ATTY. DOCKET NO.		APPLICATION NO.	CONFIRMATION	NO.	
	IST O	F PATENTS AND P	IBLICATIONS FOR		200316177-1	_				
		CANT'S INFORMATI	ON DISCLOSURE		APPLICANT					
STATEMENT (Use several sheets if necessary)					Richard L. Hilton et al. FILING DATE GROUP					
					herewith					
REFERE	NCE	DESIGNATION	U.S. PA	TEN	T DOCUMENTS					
XAMINER INITIAL		DOCUMENT PUBLICATION NUMBER DATE			NAME		Pages, Columns, Lines Where Relevant Passages or Figures Appear			
50	1A	6,169,686B1	Jan. 2, 2001	Bru	et al.					
41)	1B	6,259,644B1	Jul. 10, 2001	Tran et al.						
41)	1C	6,567,297 B2	May 20, 2003	R. Jacob Baker						
4	1D	2002/0101758	Aug. 1, 2002	R. Jacob Baker						
40	1E	2003/0039162	Feb. 27, 2003	R	R. Jacob Baker					
	1F						<u> </u>			
	1G									
	1H						<del></del>			
	11									
	1J			<u> </u>			-			
	1K			t	· · ·			- · · · · · · ·		
		DOCUMENT NUMBER	PUBLICATION DATE		NAME OF PATENTEE OR APPLICANT		Pages/Columns/Lines Where Transport		ck if slatior ched	
	1L									
	1M			•		1			_	
	1N								_	
	10								_	
	1P								_	
		OTHER REF	ERENCES (including	, Au	thor, Title, Date, Pe	ertin	ent Pages, etc.)		_	
લ્તી	*Nonvolatile RAM based on Magnetic Tunnel Junction Elements* by M. Durlam et al. 2000 IEEE International Solid-State Circuits Conference 07803-5853-8/00, Motorola Labs, Physical Sciences Research Labs, Tempe, AZ, Section TA 7.3									
GI	15	Switch in each	"A 10ns Read and Write Non-volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell" by Roy Scheuerlein et al. 2000 IEEE International Solid-State Circuits Conference 07803-5853-8/00, IBM Research Almaden Research Center, San Jose, CA, Section TA 7.2							
40	15		"Offset Compensating Bit-Line Sensing Scheme for High Density DRAM's" by Yohi Watanabe et al., IEE Jurnal of Solid-State Circuits, Vol. 29, No. 1, January 1994.							
EXAMINER					DATE CONSIDER	ED.	·			
EAAM										
Rev 10/03 (P	PTO144	SON DIN	1H		2/2	21/	05			